You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
87 lines
2.9 KiB
C
87 lines
2.9 KiB
C
/*
|
|
* Copyright (c) 2009-2022 Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the License); you may
|
|
* not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
|
|
/*
|
|
* This file is derivative of CMSIS V5.6.0 system_ARMv81MML.c
|
|
* Git SHA: b5f0603d6a584d1724d952fd8b0737458b90d62b
|
|
*/
|
|
|
|
#include "SSE300MPS3.h"
|
|
|
|
/*----------------------------------------------------------------------------
|
|
Define clocks
|
|
*----------------------------------------------------------------------------*/
|
|
#define XTAL (32000000UL)
|
|
#define SYSTEM_CLOCK (XTAL)
|
|
#define PERIPHERAL_CLOCK (25000000UL)
|
|
|
|
/*----------------------------------------------------------------------------
|
|
Externals
|
|
*----------------------------------------------------------------------------*/
|
|
#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
|
|
extern uint32_t __VECTOR_TABLE;
|
|
#endif
|
|
|
|
/*----------------------------------------------------------------------------
|
|
System Core Clock Variable
|
|
*----------------------------------------------------------------------------*/
|
|
uint32_t SystemCoreClock = SYSTEM_CLOCK;
|
|
uint32_t PeripheralClock = PERIPHERAL_CLOCK;
|
|
|
|
/*----------------------------------------------------------------------------
|
|
System Core Clock update function
|
|
*----------------------------------------------------------------------------*/
|
|
void SystemCoreClockUpdate (void)
|
|
{
|
|
SystemCoreClock = SYSTEM_CLOCK;
|
|
PeripheralClock = PERIPHERAL_CLOCK;
|
|
}
|
|
|
|
/*----------------------------------------------------------------------------
|
|
System initialization function
|
|
*----------------------------------------------------------------------------*/
|
|
void SystemInit (void)
|
|
{
|
|
|
|
#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
|
|
SCB->VTOR = (uint32_t)(&__VECTOR_TABLE);
|
|
#endif
|
|
|
|
#if (defined (__FPU_USED) && (__FPU_USED == 1U)) || \
|
|
(defined (__ARM_FEATURE_MVE) && (__ARM_FEATURE_MVE >= 1U))
|
|
SCB->CPACR |= ((3U << 10U*2U) | /* enable CP10 Full Access */
|
|
(3U << 11U*2U) ); /* enable CP11 Full Access */
|
|
|
|
/* Set CPDLPSTATE.CLPSTATE to 0, so PDCORE will not enter low-power state. Set
|
|
* CPDLPSTATE.ELPSTATE to 0, to stop the processor from trying to switch the EPU
|
|
* into retention state
|
|
*/
|
|
PWRMODCTL->CPDLPSTATE &= 0xFFFFFF00UL;
|
|
#endif
|
|
|
|
#ifdef UNALIGNED_SUPPORT_DISABLE
|
|
SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
|
|
#endif
|
|
|
|
/* Enable Loop and branch info cache */
|
|
SCB->CCR |= SCB_CCR_LOB_Msk;
|
|
__DSB();
|
|
__ISB();
|
|
|
|
}
|