|
|
|
|
@ -2,7 +2,7 @@
|
|
|
|
|
* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* $Date: 19. March 2015
|
|
|
|
|
* $Revision: V.1.4.5
|
|
|
|
|
* $Revision: V.1.4.5 a
|
|
|
|
|
*
|
|
|
|
|
* Project: CMSIS DSP Library
|
|
|
|
|
* Title: arm_cfft_radix4_f32.c
|
|
|
|
|
@ -76,7 +76,7 @@ uint16_t twidCoefModifier)
|
|
|
|
|
uint32_t i0, i1, i2, i3;
|
|
|
|
|
uint32_t n1, n2, j, k;
|
|
|
|
|
|
|
|
|
|
#ifndef ARM_MATH_CM0_FAMILY_FAMILY
|
|
|
|
|
#ifndef ARM_MATH_CM0_FAMILY
|
|
|
|
|
|
|
|
|
|
/* Run the below code for Cortex-M4 and Cortex-M3 */
|
|
|
|
|
|
|
|
|
|
@ -554,7 +554,7 @@ uint16_t twidCoefModifier)
|
|
|
|
|
twidCoefModifier <<= 2u;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */
|
|
|
|
|
#endif /* #ifndef ARM_MATH_CM0_FAMILY */
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
@ -580,7 +580,7 @@ float32_t onebyfftLen)
|
|
|
|
|
uint32_t i0, i1, i2, i3;
|
|
|
|
|
uint32_t n1, n2, j, k;
|
|
|
|
|
|
|
|
|
|
#ifndef ARM_MATH_CM0_FAMILY_FAMILY
|
|
|
|
|
#ifndef ARM_MATH_CM0_FAMILY
|
|
|
|
|
|
|
|
|
|
float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
|
|
|
|
|
float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
|
|
|
|
|
@ -1160,7 +1160,7 @@ float32_t onebyfftLen)
|
|
|
|
|
pSrc[(2u * i3) + 1u] = s2 * onebyfftLen;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */
|
|
|
|
|
#endif /* #ifndef ARM_MATH_CM0_FAMILY */
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
|