dengzhihao
/
CMSIS-DSP
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Improved gcc csolution file to build on Cortex A5,A7 and A9.

Browse Source 
It is requiring some changes in the cmake of CMSIS build tools (because
Cortex-A targets are not yet available).

It is requiring a fix to the packs (CMSIS >= 5.9.0)
pull/32/head
Christophe Favergeon 3 years ago
parent ae24b870e7
commit 7cd6cf1e66
22 changed files with 118 additions and 96 deletions
Show Stats Download Patch File Download Diff File

28
Testing/cmsis_build/RTE/Device/ARMCA5/ARMCA5.ld
Unescape Escape View File

@ -1,10 +1,10 @@
#include "mem_ARMCA5.h"
MEMORY
{
ROM (rx) : ORIGIN = __ROM_BASE, LENGTH = __ROM_SIZE
L_TTB (rw) : ORIGIN = __TTB_BASE, LENGTH = __TTB_SIZE
RAM (rwx) : ORIGIN = __RAM_BASE, LENGTH = __RAM_SIZE
ROM (rx) : ORIGIN = 0x80000000, LENGTH = 0x00200000
L_TTB (rw) : ORIGIN = 0x80500000, LENGTH = 0x00005000
RAM (rwx) : ORIGIN = 0x80200000, LENGTH = 0x00300000
}
ENTRY(Reset_Handler)
@ -83,7 +83,7 @@ SECTIONS
.ttb :
{
Image$$TTB$$ZI$$Base = .;
. += __TTB_SIZE;
. += 0x00005000;
Image$$TTB$$ZI$$Limit = .;
} > L_TTB
@ -135,46 +135,44 @@ SECTIONS
end = __end__;
} > RAM
#if defined(__HEAP_SIZE) && (__HEAP_SIZE > 0)
.heap (NOLOAD):
{
. = ALIGN(8);
Image$$HEAP$$ZI$$Base = .;
. += __HEAP_SIZE;
. += 0x00100000;
Image$$HEAP$$ZI$$Limit = .;
__HeapLimit = .;
} > RAM
#endif
.stack (NOLOAD):
{
. = ORIGIN(RAM) + LENGTH(RAM) - __STACK_SIZE - __FIQ_STACK_SIZE - __IRQ_STACK_SIZE - __SVC_STACK_SIZE - __ABT_STACK_SIZE - __UND_STACK_SIZE;
. = ORIGIN(RAM) + LENGTH(RAM) - 0x00002000 - 0x00000100 - 0x00000100 - 0x00000100 - 0x00000100 - 0x00000100;
. = ALIGN(8);
__StackTop = .;
Image$$SYS_STACK$$ZI$$Base = .;
. += __STACK_SIZE;
. += 0x00002000;
Image$$SYS_STACK$$ZI$$Limit = .;
__stack = .;
Image$$FIQ_STACK$$ZI$$Base = .;
. += __FIQ_STACK_SIZE;
. += 0x00000100;
Image$$FIQ_STACK$$ZI$$Limit = .;
Image$$IRQ_STACK$$ZI$$Base = .;
. += __IRQ_STACK_SIZE;
. += 0x00000100;
Image$$IRQ_STACK$$ZI$$Limit = .;
Image$$SVC_STACK$$ZI$$Base = .;
. += __SVC_STACK_SIZE;
. += 0x00000100;
Image$$SVC_STACK$$ZI$$Limit = .;
Image$$ABT_STACK$$ZI$$Base = .;
. += __ABT_STACK_SIZE;
. += 0x00000100;
Image$$ABT_STACK$$ZI$$Limit = .;
Image$$UND_STACK$$ZI$$Base = .;
. += __UND_STACK_SIZE;
. += 0x00000100;
Image$$UND_STACK$$ZI$$Limit = .;
} > RAM

8
Testing/cmsis_build/RTE/Device/ARMCA5/startup_ARMCA5.c
Unescape Escape View File

@ -115,7 +115,11 @@ void Reset_Handler(void) {
"CPS #0x1B \n"
"LDR SP, =Image$$UND_STACK$$ZI$$Limit \n"
"CPS #0x1F \n"
#if defined ( __GNUC__ )
"LDR SP, =Image$$SYS_STACK$$ZI$$Limit \n"
#else
"LDR SP, =Image$$ARM_LIB_STACK$$ZI$$Limit \n"
#endif
// Call SystemInit
"BL SystemInit \n"
@ -124,7 +128,11 @@ void Reset_Handler(void) {
"CPSIE if \n"
// Call __main
#if defined ( __GNUC__ )
"BL _start \n"
#else
"BL __main \n"
#endif
);
}

28
Testing/cmsis_build/RTE/Device/ARMCA7/ARMCA7.ld
Unescape Escape View File

@ -1,10 +1,10 @@
#include "mem_ARMCA7.h"
MEMORY
{
ROM (rx) : ORIGIN = __ROM_BASE, LENGTH = __ROM_SIZE
L_TTB (rw) : ORIGIN = __TTB_BASE, LENGTH = __TTB_SIZE
RAM (rwx) : ORIGIN = __RAM_BASE, LENGTH = __RAM_SIZE
ROM (rx) : ORIGIN = 0x80000000, LENGTH = 0x00200000
L_TTB (rw) : ORIGIN = 0x80500000, LENGTH = 0x00005000
RAM (rwx) : ORIGIN = 0x80200000, LENGTH = 0x00300000
}
ENTRY(Reset_Handler)
@ -83,7 +83,7 @@ SECTIONS
.ttb :
{
Image$$TTB$$ZI$$Base = .;
. += __TTB_SIZE;
. += 0x00005000;
Image$$TTB$$ZI$$Limit = .;
} > L_TTB
@ -135,46 +135,44 @@ SECTIONS
end = __end__;
} > RAM
#if defined(__HEAP_SIZE) && (__HEAP_SIZE > 0)
.heap (NOLOAD):
{
. = ALIGN(8);
Image$$HEAP$$ZI$$Base = .;
. += __HEAP_SIZE;
. += 0x00100000;
Image$$HEAP$$ZI$$Limit = .;
__HeapLimit = .;
} > RAM
#endif
.stack (NOLOAD):
{
. = ORIGIN(RAM) + LENGTH(RAM) - __STACK_SIZE - __FIQ_STACK_SIZE - __IRQ_STACK_SIZE - __SVC_STACK_SIZE - __ABT_STACK_SIZE - __UND_STACK_SIZE;
. = ORIGIN(RAM) + LENGTH(RAM) - 0x00002000 - 0x00000100 - 0x00000100 - 0x00000100 - 0x00000100 - 0x00000100;
. = ALIGN(8);
__StackTop = .;
Image$$SYS_STACK$$ZI$$Base = .;
. += __STACK_SIZE;
. += 0x00002000;
Image$$SYS_STACK$$ZI$$Limit = .;
__stack = .;
Image$$FIQ_STACK$$ZI$$Base = .;
. += __FIQ_STACK_SIZE;
. += 0x00000100;
Image$$FIQ_STACK$$ZI$$Limit = .;
Image$$IRQ_STACK$$ZI$$Base = .;
. += __IRQ_STACK_SIZE;
. += 0x00000100;
Image$$IRQ_STACK$$ZI$$Limit = .;
Image$$SVC_STACK$$ZI$$Base = .;
. += __SVC_STACK_SIZE;
. += 0x00000100;
Image$$SVC_STACK$$ZI$$Limit = .;
Image$$ABT_STACK$$ZI$$Base = .;
. += __ABT_STACK_SIZE;
. += 0x00000100;
Image$$ABT_STACK$$ZI$$Limit = .;
Image$$UND_STACK$$ZI$$Base = .;
. += __UND_STACK_SIZE;
. += 0x00000100;
Image$$UND_STACK$$ZI$$Limit = .;
} > RAM

8
Testing/cmsis_build/RTE/Device/ARMCA7/startup_ARMCA7.c
Unescape Escape View File

@ -115,7 +115,11 @@ void Reset_Handler(void) {
"CPS #0x1B \n"
"LDR SP, =Image$$UND_STACK$$ZI$$Limit \n"
"CPS #0x1F \n"
#if defined ( __GNUC__ )
"LDR SP, =Image$$SYS_STACK$$ZI$$Limit \n"
#else
"LDR SP, =Image$$ARM_LIB_STACK$$ZI$$Limit \n"
#endif
// Call SystemInit
"BL SystemInit \n"
@ -124,7 +128,11 @@ void Reset_Handler(void) {
"CPSIE if \n"
// Call __main
#if defined ( __GNUC__ )
"BL _start \n"
#else
"BL __main \n"
#endif
);
}

28
Testing/cmsis_build/RTE/Device/ARMCA9/ARMCA9.ld
Unescape Escape View File

@ -1,10 +1,10 @@
#include "mem_ARMCA9.h"
MEMORY
{
ROM (rx) : ORIGIN = __ROM_BASE, LENGTH = __ROM_SIZE
L_TTB (rw) : ORIGIN = __TTB_BASE, LENGTH = __TTB_SIZE
RAM (rwx) : ORIGIN = __RAM_BASE, LENGTH = __RAM_SIZE
ROM (rx) : ORIGIN = 0x80000000, LENGTH = 0x00200000
L_TTB (rw) : ORIGIN = 0x80500000, LENGTH = 0x00005000
RAM (rwx) : ORIGIN = 0x80200000, LENGTH = 0x00300000
}
ENTRY(Reset_Handler)
@ -83,7 +83,7 @@ SECTIONS
.ttb :
{
Image$$TTB$$ZI$$Base = .;
. += __TTB_SIZE;
. += 0x00005000;
Image$$TTB$$ZI$$Limit = .;
} > L_TTB
@ -135,46 +135,44 @@ SECTIONS
end = __end__;
} > RAM
#if defined(__HEAP_SIZE) && (__HEAP_SIZE > 0)
.heap (NOLOAD):
{
. = ALIGN(8);
Image$$HEAP$$ZI$$Base = .;
. += __HEAP_SIZE;
. += 0x00100000;
Image$$HEAP$$ZI$$Limit = .;
__HeapLimit = .;
} > RAM
#endif
.stack (NOLOAD):
{
. = ORIGIN(RAM) + LENGTH(RAM) - __STACK_SIZE - __FIQ_STACK_SIZE - __IRQ_STACK_SIZE - __SVC_STACK_SIZE - __ABT_STACK_SIZE - __UND_STACK_SIZE;
. = ORIGIN(RAM) + LENGTH(RAM) - 0x00002000 - 0x00000100 - 0x00000100 - 0x00000100 - 0x00000100 - 0x00000100;
. = ALIGN(8);
__StackTop = .;
Image$$SYS_STACK$$ZI$$Base = .;
. += __STACK_SIZE;
. += 0x00002000;
Image$$SYS_STACK$$ZI$$Limit = .;
__stack = .;
Image$$FIQ_STACK$$ZI$$Base = .;
. += __FIQ_STACK_SIZE;
. += 0x00000100;
Image$$FIQ_STACK$$ZI$$Limit = .;
Image$$IRQ_STACK$$ZI$$Base = .;
. += __IRQ_STACK_SIZE;
. += 0x00000100;
Image$$IRQ_STACK$$ZI$$Limit = .;
Image$$SVC_STACK$$ZI$$Base = .;
. += __SVC_STACK_SIZE;
. += 0x00000100;
Image$$SVC_STACK$$ZI$$Limit = .;
Image$$ABT_STACK$$ZI$$Base = .;
. += __ABT_STACK_SIZE;
. += 0x00000100;
Image$$ABT_STACK$$ZI$$Limit = .;
Image$$UND_STACK$$ZI$$Base = .;
. += __UND_STACK_SIZE;
. += 0x00000100;
Image$$UND_STACK$$ZI$$Limit = .;
} > RAM

8
Testing/cmsis_build/RTE/Device/ARMCA9/startup_ARMCA9.c
Unescape Escape View File

@ -115,7 +115,11 @@ void Reset_Handler(void) {
"CPS #0x1B \n"
"LDR SP, =Image$$UND_STACK$$ZI$$Limit \n"
"CPS #0x1F \n"
#if defined ( __GNUC__ )
"LDR SP, =Image$$SYS_STACK$$ZI$$Limit \n"
#else
"LDR SP, =Image$$ARM_LIB_STACK$$ZI$$Limit \n"
#endif
// Call SystemInit
"BL SystemInit \n"
@ -124,7 +128,11 @@ void Reset_Handler(void) {
"CPSIE if \n"
// Call __main
#if defined ( __GNUC__ )
"BL _start \n"
#else
"BL __main \n"
#endif
);
}

4
Testing/cmsis_build/build.sh
Unescape Escape View File

@ -4,10 +4,10 @@
# cbuild "test.Release+VHT_M4.cprj" --outdir=Objects --intdir=Tmp
# cbuild "test.Release+VHT_M7.cprj" --outdir=Objects --intdir=Tmp
# cbuild "test.Release+VHT_M33.cprj" --outdir=Objects --intdir=Tmp
#cbuild "test.Release+VHT-Corstone-300.cprj" --outdir=Objects --intdir=Tmp
cbuild "test.Release+VHT-Corstone-300.cprj" --outdir=Objects --intdir=Tmp
# cbuild "test.Release+VHT-Corstone-310.cprj" --outdir=Objects --intdir=Tmp
# cbuild "test.Release+FVP_M55.cprj" --outdir=Objects --intdir=Tmp
cbuild "test.Release+FVP_A5Neon.cprj" --outdir=Objects --intdir=Tmp
#cbuild "test.Release+FVP_A5Neon.cprj" --outdir=Objects --intdir=Tmp
#cbuild "test.Release+FVP_A7Neon.cprj" --outdir=Objects --intdir=Tmp
#cbuild "test.Release+FVP_A9Neon.cprj" --outdir=Objects --intdir=Tmp

12
Testing/cmsis_build/runarmds.bat
Unescape Escape View File

@ -1,11 +1,11 @@
"C:\Program Files\ARM\Development Studio 2022.0\bin\FVP_VE_Cortex-A5x1.exe" ^
-f configs/ARMCA5neon_config.txt ^
Objects\test.Release+FVP_A5Neon.axf
REM "C:\Program Files\ARM\Development Studio 2022.0\bin\FVP_VE_Cortex-A5x1.exe" ^
REM -f configs/ARMCA5neon_config.txt ^
REM Objects\test.Release+FVP_A5Neon.axf
REM "C:\Program Files\ARM\Development Studio 2022.0\bin\FVP_VE_Cortex-A7x1.exe" ^
REM -f configs/ARMCA7neon_config.txt ^
REM Objects\test.Release+FVP_A7Neon.axf
REM "C:\Program Files\ARM\Development Studio 2022.0\bin\FVP_VE_Cortex-A9x1.exe" ^
REM -f configs/ARMCA9neon_config.txt ^
REM Objects\test.Release+FVP_A9Neon.axf
"C:\Program Files\ARM\Development Studio 2022.0\bin\FVP_VE_Cortex-A9x1.exe" ^
-f configs/ARMCA9neon_config.txt ^
Objects\test.Release+FVP_A9Neon.axf

4
Testing/cmsis_build/test.Release+FVP_A5Neon.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>
@ -28,7 +28,7 @@
<components>
<component Cclass="CMSIS" Cgroup="CORE" Cvendor="ARM" Cversion="1.2.1"/>
<component Cclass="CMSIS" Cgroup="DSP" Cvariant="Source" Cvendor="ARM" Cversion="1.10.1">
<defines>ARM_MATH_NEON</defines>
<defines>ARM_MATH_NEON;DISABLEFLOAT16</defines>
</component>
<component Cclass="Device" Cgroup="IRQ Controller" Csub="GIC" Cvendor="ARM" Cversion="1.0.1"/>
<component Cclass="Device" Cgroup="OS Tick" Csub="Private Timer" Cvendor="ARM" Cversion="1.0.2"/>

4
Testing/cmsis_build/test.Release+FVP_A7Neon.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>
@ -28,7 +28,7 @@
<components>
<component Cclass="CMSIS" Cgroup="CORE" Cvendor="ARM" Cversion="1.2.1"/>
<component Cclass="CMSIS" Cgroup="DSP" Cvariant="Source" Cvendor="ARM" Cversion="1.10.1">
<defines>ARM_MATH_NEON</defines>
<defines>ARM_MATH_NEON;DISABLEFLOAT16</defines>
</component>
<component Cclass="Device" Cgroup="IRQ Controller" Csub="GIC" Cvendor="ARM" Cversion="1.0.1"/>
<component Cclass="Device" Cgroup="OS Tick" Csub="Generic Physical Timer" Cvendor="ARM" Cversion="1.0.1"/>

4
Testing/cmsis_build/test.Release+FVP_A9Neon.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>
@ -28,7 +28,7 @@
<components>
<component Cclass="CMSIS" Cgroup="CORE" Cvendor="ARM" Cversion="1.2.1"/>
<component Cclass="CMSIS" Cgroup="DSP" Cvariant="Source" Cvendor="ARM" Cversion="1.10.1">
<defines>ARM_MATH_AUTOVECTORIZE</defines>
<defines>ARM_MATH_AUTOVECTORIZE;DISABLEFLOAT16</defines>
</component>
<component Cclass="Device" Cgroup="IRQ Controller" Csub="GIC" Cvendor="ARM" Cversion="1.0.1"/>
<component Cclass="Device" Cgroup="OS Tick" Csub="Private Timer" Cvendor="ARM" Cversion="1.0.2"/>

2
Testing/cmsis_build/test.Release+FVP_M55.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT-Corstone-300.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT-Corstone-310.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT_M0P.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT_M23.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT_M3.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT_M33.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT_M4.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.Release+VHT_M7.cprj
Unescape Escape View File

@ -1,6 +1,6 @@
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<cprj schemaVersion="1.0.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="CPRJ.xsd">
<created timestamp="2022-07-11T12:56:52" tool="csolution 0.9.6"/>
<created timestamp="2022-07-12T07:48:29" tool="csolution 0.9.6"/>
<info isLayer="false">
<description>Automatically generated project</description>

2
Testing/cmsis_build/test.cproject.yml
Unescape Escape View File

@ -132,6 +132,7 @@ project:
- component: ARM::CMSIS:DSP&Source@1.10.1
defines:
- ARM_MATH_NEON
- DISABLEFLOAT16
for-type:
- +FVP_A5Neon
- +FVP_A7Neon
@ -140,6 +141,7 @@ project:
- component: ARM::CMSIS:DSP&Source@1.10.1
defines:
- ARM_MATH_AUTOVECTORIZE
- DISABLEFLOAT16
for-type:
- +FVP_A9Neon
- component: Device:Startup&C Startup

42
Testing/cmsis_build/test.csolution_gcc.yml
Unescape Escape View File

@ -2,9 +2,9 @@ solution:
compiler: GCC
misc:
- C:
- -ffunction-sections -fdata-sections -std=c11 -Ofast -ffast-math -mfp16-format=ieee -flax-vector-conversions
- -ffunction-sections -mfp16-format=ieee -fdata-sections -std=c11 -Ofast -ffast-math -flax-vector-conversions
- CPP:
- -ffunction-sections -fdata-sections -std=c++11 -Ofast -ffast-math -mfp16-format=ieee -flax-vector-conversions -Wno-unused-parameter
- -ffunction-sections -mfp16-format=ieee -fdata-sections -std=c++11 -Ofast -ffast-math -flax-vector-conversions -Wno-unused-parameter
- ASM:
- -masm=auto
- Link:
@ -12,6 +12,7 @@ solution:
- --specs=rdimon.specs
- --entry=Reset_Handler
- -Wl,--gc-sections
add-paths:
- ../FrameworkInclude
- ../GeneratedInclude
@ -22,7 +23,7 @@ solution:
packs:
- pack: ARM::CMSIS-DSP@1.10.1
- pack: ARM::CMSIS@5.9.0
- pack: ARM::CMSIS@5.9.1
- pack: ARM::V2M_MPS3_SSE_300_BSP@1.3.0
- pack: ARM::V2M_MPS3_SSE_310_BSP@1.0.0
- pack: Keil::ARM_Compiler@1.7.2
@ -86,23 +87,24 @@ solution:
# in the same way (forcing Neon)
#
# Also, the packs have an issue with the scatter file for gcc
# with is categorized as "Other" instead of "linkerScript".
# So those configurations are disabled for now.
# ARM::CMSIS@5.9.0
#- type: FVP_A5Neon
# device: ARMCA5
# defines:
# - CORTEXA
#
#- type: FVP_A7Neon
# device: ARMCA7
# defines:
# - CORTEXA
#
#- type: FVP_A9Neon
# device: ARMCA9
# defines:
# - CORTEXA
# with is categorized as "Other" instead of "linkerScript"
# in CMSIS 5.9.0
# You'll need a more recent version where the problem
# is solved
- type: FVP_A5Neon
device: ARMCA5
defines:
- CORTEXA
- type: FVP_A7Neon
device: ARMCA7
defines:
- CORTEXA
- type: FVP_A9Neon
device: ARMCA9
defines:
- CORTEXA
build-types:
- type: Release

Write Preview
Loading…
Cancel
Save